1. Home
  2. Store
  3. Edge-AI SpaceWire
  4. SpaceWire IP cores (gateware - bitstream format)
  5. BCAI-SIPS (ECSS-E-ST-50-12C Spacewire IP core)

BCAI-SIPS (ECSS-E-ST-50-12C Spacewire IP core)

Optimized for area-constrained designs. Our Lite Node IP focuses on the core SpaceWire Link Layer, providing maximum throughput with the smallest LUT footprint on the market. Perfect for high-speed data streaming where protocol overhead must be avoided The complete NewSpace communication stack includes a hardware-accelerated RMAP engine (ECSS-E-ST-50-52C) as an option. It allows remote memory access and configuration without consuming CPU cycles on your main processor. The best balance between functionality and integration time. Licensed for use in one specific space mission flight model or commercial project flight model. Netlist/Bitstream delivered for a specific target FPGA. 4 Hours of Dedicated Technical Support (Integration help, timing closure, or testbench setup).

CHF1500 
  • Shipping: 
List: *
Out of stock
Share 
       

Learn More

Expected availability Summer 2026

Related products

Quick View
  Add To Cart

BCAI-MIPS (ECSS-E-ST-50-12C SpaceWire High-Performance, Low-Latency 4-Port Non-Blocking Switch)

Description: Designed for high-density onboard networks, our SpaceWire Router IP Core provides a robust switching matrix compliant with the ECSS-E-ST-50-12C Rev.1 standard. It enables seamless packet routing between four independent SpaceWire ports using an optimized wormhole routing architecture. This "Gateware-only" version is stripped of unnecessary protocol overhead to ensure the lowest possible LUT footprint, making it ideal for integration into resource-constrained FPGAs (ProASIC3, RTG4, Artix-7). Key Features: - Non-Blocking Matrix: Simultaneous switching across all ports with zero-jitter arbitration. - Routing Modes: Support for Path, Logical, and Regional addressing. - Low Latency: Optimized internal data paths for real-time instrument data handling. - Clock Domain Isolation: Each port operates on its own clock, simplifying system integration. - Fault Tolerance: Automatic error detection and link recovery state machines on every port. Technical Specs: - Throughput: Up to 200 Mbps per port (dependant on FPGA target). - Format: Encrypted Bitstream / Netlist for specific FPGA targets. - Option: RMAP Target Configuration module available upon request (increases LUT count) Beyond simple packet switching, the RMAP version integrates a full Target engine dedicated to router management. It allows your flight computer to perform remote diagnostics, monitor link status, and reconfigure routing tables on-the-fly via standard RMAP commands. Remote Management: Access internal status registers (error counts, link state) without extra hardware pins. Dynamic Routing: Update logical addresses and path permissions remotely during the mission. Mission Critical: Designed for satellites requiring high availability and in-flight reconfigurability. 8 Hours of Expert Technical Support (Network topology design, routing table configuration, and hardware validation).

CHF4800